

NOTE: This page provides a running history of changes for a multi-page drawing which cannot conveniently be re-issued completely after each change. When making a change, list for each page all before-and-after numbers (within reason; use judgement, and use "extensive" revision note if loss of past history is tolerable, or retype complete page) and associate with each a symbol made up of the change letter and a serial subscript to appear here and on the page involved (there enclosed in a circle, triangle, or other attention-getting outline).

Ltr	REVISIONS		DATE	INITIALS
A	AS ISSUED		8-15-7	
^	A3 1330E0		0-13-7	3 1 1 -
		,		
1				
]	
	:			
		ovigen a syroth Dathalla germinanno harros nacionale ath alas dha Con e		
iel No.		Stock No.	1MB59010	
e. ELE	CTRICAL SPECIFICATION			
cription			Date 8-15-	70
CIPCION	TRANSLATOR CHIP			
			Sheet No. 1	of 10

1.1



ELECTRICAL SPECIFICATIONS

1. Absolute maximum ratings (all voltages referenced to the most negative supply).

1. Supply voltages

0V to 20V

2. Input voltage

0V to 20V

3. Input voltage protection 1000V (Note 1)
4. Operating free-air temperature, TA 0 to 60 °C

5. Storage temperature

-40 to 75°C

6. Operating junction temperature

0 to 75°C

Note 1: 100pF discharged through 1.1K

II. Operating Parameters (all voltages referenced to V_{SS} , $0^{\circ} < T_{A} < 60^{\circ} C$).

Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
Power Supplies	V _{BB} V _{SS} V _{CC} V _{DD} V _G G	-5.25 4.75 5.7 11.4	-5.0 0.0 5.0 6.0 12.0	-4.75 5.25 6.3 12.6	>	
Supply Current	I _{BB} ICC IGG IDD		6 2 1	100 12 4 2	uA mA mA mA	
Input Current	I _{IH}			10	υA	$V_{IN} = V_{GG}$
Total Power Dissipation	P _T			130	mW	
Clocks (2 phase) Rise time Fall time Frequency Pulse width Pulse spacing Input high Input low Input load	tCR tCF FC tCPW tCPS VCIH VCIL CC	9.6	613 204 816	40 40 VGG 0.8 20	ns ns kHz ns ns V V	see fig. 1 +02% +02% +02%

1					1405 0010
	SEE	SHEET 1		MODEL STK. HO	1MB5 -9010
				ELECTRICAL SPEC TRANSLA	ATOR CHIP
-				T. KRAEMER	DATE 8-15-79
				4//0	SHEET NO. 2 OF 10 =
LTR	PC NO	AFFROYED	BAIE	SUPERSEDES	ows. NO A-1MB5- 9010-1



Parameter		Symbol	MIN	TYP	MAX	UNITS	Comments
PWO Input high Input low Input load Rise delay Delay to 1st	LMA	VPIH VPIL CP tPR	3.6 1.0 3.2		V _{DD} 0.8 5	V V pF ms	From time power supplies and clocks are within specification.
LMA, RD, V Output hi Output low Output val Hold time	gh v	t Vnoh †nhlo †nho	4.0		V _{DD} 300 150	V ns ns	See Fig. 3 Load = 150 pF Never occurs. Load = 150 pF
IMA, RD, V Input high Input low Input valid Input valid Hold time Input load	I high	VNIH VNIL †NHH †NHL †NH CL	3.6		V _{DD} 0.8 400 150 10	V V ns ns ns pF	
BO - B7 Output valid Input valid Hold time Output his Output lov Input high Input low Float volta	l yh v	t _{BR2} t _{BF1} t _{BH1} V _{BOH} V _{BOL} V _{BIH} V _{BIL} V _{BF}	0 40 4.0 3.6 3.6		400 150 0.4 0.8 VDD	ns ns Ns V V V	See Fig. 4 Load = 150 pF This voltage must be supplied by another chip in the system. (i.e. 1MA8)
Input Load	SHEET 1	B _{IL}		MODEL ELECTRICA	10	STK. NO	1MB5 - 9010

	SEE	SHEET 1		MODEL STK. NO	1MB5 - 9010
-				ELECTRICAL SPEC TRANSLA	TOR CHIP
-				BY T. KRAEMER	DATE 8-15-79
				APPD	SHEET NO 3 OF 10
1 TR	PC NO	APPROVED	DATE		A . 1MD 5 9010-1





Parameter	Symbol	MIN	I TYP	MAX	UNITS	Comments
RC Fall time Output low Hold time	†IF2 VIOL †RCH			380 0.4 200	ns V ns	See Fig. 5 Open drain output Load = 80 pF I _{sink} = 4 mA
SC0,SC1,SC2 Input low Low level input cur	V _L rent			0.8	V mA	at V _L
IRL, HALT Fall time Output low PRIH, PRIL PRIH set up time PRIL fall time Propagation delay PRIH input high PRIL output high PRIL output low PRIL output low PRIH input low	tIF 3 VIOL tsu tF1 tPPD VPIH VPIL VPIH VPIL CI	0 3.6 4.0		500 0.4 450 100 V _{DD} 0.8 0.4	ns V ns ns ns V V V V	See Fig. 6 Open drain output Load = 80 pF I _{sink} =4mA See Fig. 7 Load = 80 pF
ALE Pulse width Address set up time Address hold time Rise time Fall time	†ILL †IAL †ILA †IR †IF	150 70 50	30 30		ns ns ns ns	See Fig. 8 With 11 MHz crystal
TWR Pulse width Data set up time Data hold time Address set up to WR	†ICC †IDW †IWD	300 250 40 200			ns ns ns	See Fig. 8 Load = 20 pF
TRD Pulse width TRD to data valid Address set up to RD Data hold time	†ICC †IRD †IAD †IDR	300		200 400 100	ns ns ns	See Fig. 8
SEE SHEET 1			MODEL		STK NO	1MB5- 9010
				CAL SPEC	TRANSLAT	
				CRAEMER		DATE 8-15-79
1400000	DATE		APPD			SHEET NO 4 OF 10
PC NO APPROVED			,			1




Parameter	Symbol	MIN	TYP	MAX	UNITS	Comments
D0 – D7 , ALE, IR Output low voltage Output high	V _{IOL}	2.4		0.4 V _{CC}	V V	See Fig. 8 Load = 50 pF l _{sink} =1.6mA
Input high Input low	VIIH VIIL	2.4		0.8	\	•
	nt ^t iar Voh Vol	4.0		200	ns V V	Load = $30 p F(I_{sink=1.6mA} \over RESET and INT)$

ELECTRICAL SPEC TRANSLATOR CHIP	
BY T. KRAEMER DATE 8	-15-79
LTE PC NO APPROVED DATE	5 or 10











PRIH, PRIL PROPAGATION DELAY FIG. 7

RC TIMING FIG. 5 IRL, HALT TIMING FIG. 6



	I SEF I	SHEET 1		
				MODEL STK. NO. 1MB5 - 9010
			ren, menter di derivari i madinala della conseguira consecui di conseguira di particologica di consequira di conse	ELECTRICAL SPEC TRANSLATOR CHIP
				BY T. KRAEMER DATE 8-15-79
-	PC NO	APPROVED	DATE	APPD SHEET NO 9 OF 10





8049 TIMING

FIG. 8

	SEE	SHEET T		MODEL STK NO. 1MB5 - 9010	ON BATHET THE STEEL SEE THE STEEL SEE SE
-				ELECTRICAL SPEC TRANSLATOR CHIP	
				BY T. KRAEMER DATE 8-15-79	
LTR	PC · NO	APPROVED	DATE	APPD SHEET NO 10 OF	10